In this contribution, we present microwind2 based fault simulation environment. Many faults may occur on the circuit level as well as physical level. To fulfill our goal, the layout design of BCD to Excess-3 code converter is taken and the effect of various faults such as latchup, distribution of RC effect, input waveform slope and bridging fault are seen. The effect of these faults are examined on the various foundries of cmos: 0.12  m, 0.18  m, 0.25  m and 0.8  m.
INTRODUCTION
CMOS (Complementry Metal Oxide Silicon) technology played a significant role in the global integrated circuit industry, because it has several advantages i.e. low power dissipation, excellent noise immunity, high packing density and a wide range of supply voltages. But, during the operation of circuitry, versatile faults take place which result degradation in cmos parameters.
In a conventional silicon gate process an MOS device requires a gate-forming region and a source/drain-forming region, which consists of diffusion, polysilicon and metal layers separated by insulating layers.
Many faults have detected on the circuit level in previous year papers. Transient bit-flip faults detected in sequential elements of a digital design [1] , the effect of faults is seen on cryptographic design. The speed of fault detection is also important parameter. The effect of open switch fault is seen on the five-leg converter [2] where converter has five legs before the fault occurrence and after fault occurrence the converter continues function with four legs. When any device is in process, then its speed should be controllable, the modeling and FPGA implementation of a PMSM speed controller is done [3] . Ionizing radiation has also major effect on digital electronics [4] , which causes of logical faults. Faults may occur on the on-chip design substations due to the power consumption.
In this paper, we design the BCD to excess-3 code converter and determine the effect of various faults on layout design. Because occurence of faults is responsible for more power consumption which is the most important parameter of cmos. Power consumption is calculated on various foundries.
In section 2, design of bcd to excess-3 code converter is shown with its timing diagram. In section 3, the impact and analysis of various type of faults are presented on layout design. Section 4 reveals the effect using experimental results. Section 5 gives the conclusion.
DESIGN OF BCD TO EXCESS-3 CODE CONVERTER
Here design of BCD to excess-3 code converter is shown in which four bits a, b, c, d are taken to represent input signal and corresponding bits w, x, y, z show the behaviour with respect to the bits. Now, we shall study about the impact of faults on the layout design, we see that how power consumption parameter is affected from the faults in section 3.
IMPACT OF FAULTS
Complementry MOS circuits take advantage of the fact that both n-channel and p-channel devices can be fabricated on the same substrate. CMOS circuits consist of both types of MOS devices interconnected to form logic functions [6] . In either logic state, one MOS transistor is on while the other is off, the dc power dissipation of the CMOS circuit is extremely low, usually on the order of 10 nW.
Latch up fault
The source of the latch up effect can be explained by examining the process cross section of a CMOS inverter [7] .
The schematic depicts, in addition to the expected nmos and pmos transistors, a circuit composed of an npntransistor, a pnp-transistor and resistors connected between the power and ground rails. This parasitic circuit draws a large current above some critical voltage. This results in a short circuit.
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For latch up to occur, the parasitic npn-pnp circuit has to be triggered. Two distinct methods of triggering are possible:- 
Distributed RC effects
The propagation of a signal along a wire depends on many factors, including the distributed resistance and capacitance of the wire, the impedance of the driving source and the load impedance [7] .
For very long wires, propagation delays caused by distributed resistance capacitance (RC) in the wiring layer can dominate. This transmission line effect is particularly severe in poly wires because of the relatively high resistance of this layer.
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A long wire can be represented in terms of several RC sections. The response at node V j with respect to time is then given by j dV C dt
If the number of sections in the network becomes large, the above expression reduces to the differential form: To examine this effect, we take the value of R is 50  and C is 0.05 pf.
Input waveform slope
If any circuit consists of many inputs, then different slope of the input waveforms can modify the delay of a gate. When the input rises or falls rapidly, the delay of the charge or discharge path is determined by the rate at which the transistors in the path can charge or discharge the capacitors in the tree. When the input changes slowly, it will contribute to the output delay. The rise time is given by   
Bridging fault
With the increase in the number or devices on the VLSI chips, the probability of shorts between two or more signal lines has been significantly increased. Unintended shorts between the lines form a class of permanent faults, known as bridging faults [8] . It has been observed that physical defects in MOS (Metal oxide semiconductor) circuits are created as bridging faults more than as any other type of fault. Bridging faults can be categorized into three groups:
Input bridging
Feedback bridging
Non feedback bridging
The probable bridging fault in the circuit (or in any other CMOS circuit) can be grouped into four categories.
Metal poly silicon short (2) Poly silicon n-diffusion short (3) Poly silicon p-diffusion short
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To examine the effect of this fault, we take metal poly silicon shorting. Here four layout designs are shown below. 
CONCLUSION
Here we see that the various faults influence the different foundry in a different manner.
We saw the effect of faults that are following: Power consumption plays widespread role on any level design. In order to proper operation of any circuit, it requires that it gives desired output at the low power consumption. But during the process, many faults occur which are responsible to enhance the power consumption.
So, if we use optimization of the parameters, we can control the power consumption.
